


YUHINA2&3 Block Diagram

Project code: 91.40I01.001

PCB P/N : 48.40I01.0SB

REVISION : 03245-2



SYSTEM DC/DC		TPS51020DBT	38
INPUTS		OUTPUTS	
DCBATOUT		5V_S5	
		5V_S3	
		5V_S0	
		3D3V_S5	
		3D3V_S3	
		3D3V_S0	
SYSTEM DC/DC			
TPS5110			37
INPUTS		OUTPUTS	
DCBATOUT		2D5V_S5	
		1D5V_S0	
APL5331			
		36	
2D5V_S3		1D25V_S0	

CPU DC/DC MAX1546AETL 39,40 CM2843A CIM25 39	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE 1.3V 44A +VID 1.2V 0.3A

MAXIM CHARGER	
MAX1909 <i>41</i>	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A UP+5V 5V 100mA

PCB LAYER
L1: Signal 1
L2: VCC/GND
L3: Signal 2
L4: Signal 3
L5: GND
L6: Signal 4

Micro-P
ATTINY12 L-4SIBAT CONN
43

AD CONN 43


INVERTER
14

Power
Button 35

EMI
45


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
BLOCK DIAGRAM			
Size	Document Number		Rev
Custom	YUHINA2&3		-2
Date:	Tuesday, March 23, 2004	Sheet 1 of	46




PCI DEVICE RESOURCE ASSIGNMENT

	BUS	DEVICE	IDSEL	PCI_REQ#	PCI_GNT#	INT_IRQ#
LAN	1	5	PCI_AD26	REQ#4	GNT#4	IRQD#
CardBus	1	9	PCI_AD20	REQ#1	GNT#1	IRQB#/IRQA#
MiniPCI	1	6	PCI_AD21	REQ#2	GNT#2	IRQE#







緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

P4-SOCKET 478 1/2

Size

A3

Document Number

YUHINA2&3

Rev

-2

Date

Thursday, April 08, 2004

Sheet

4

of

46

1) ADDR. GROUP 0: H. REQ#(4,0), H. A#(16,3), H. ADSTB#0

2) ADDR. GROUP 1: H. A#(31,17), H. ADSTB#1


3) DATA GROUP 0: H. D#(15,0), H. DB#0, H. DSTBP#0, H. DSTBN#0


4) DATA GROUP 1: H. D#(31,16), H. DB#1, H. DSTBP#1, H. DSTBN#1


5) DATA GROUP 2: H. D#(47,32), H. DB#2, H. DSTBP#2, H. DSTBN#2

6) DATA GROUP 3: H. D#(63,48), H. DB#3, H. DSTBP#3, H. DSTBN#3


CHECK LAYOUT GUIDELINE FOR ROUTING THOSE GROUPS








RC300M STRAPPING



A_AD[31..30] : FSB CLK SPEED
 Default: 00
 00: 100MHZ
 01: 133MHZ
 10: 200MHZ
 11: 166MHZ



A_AD29 : STRAP CONFIGURATION
 Default : 1
 0: REDUCEDE SET
 1: FULL SET



A_AD28 :SPREAD SPECTRUM ENABLE
 Default : 0
 0: DISABLE SS
 1: ENABLE SS



A_AD27 :FrcShortTReset#
 Default : 1
 0: TESTE MODE
 1: NORMAL MODE



A_AD26 :ENABLE IOQ
 Default : 1
 0: IOQ=1
 1: IOQ=12




A_AD25,A_AD17 :CPU VOLTAGE[1..0]
 Default : 01
 00: 1.05V (MOBILE CPU)
 01: 1.35V (MOBILE CPU)
 10: 1.45V (DESKTOP CPU)
 11: 1.75V (DESKTOP CPU)



A_AD24 :MOBILE CPU SELECT
 Default : 1
 0: BANIAS CPU
 1: NOT BANIAS CPU



A_AD23 :CLOCK BYPASS DISABLE
 Default : 1
 0: TEST MODE
 1: NORMAL OPERATION



A_AD22 :OSC PAD OUTPUT PCICLK
 Default : 1
 0: OSC PIN DRIVES PCICLK
 1: OSC PIN DRIVES OSC CLK



A_AD21 :AUTO_CAL ENABLE
 Default : 1
 0: DISABLE AUTO_CAL
 1: ENABLE AUTO_CAL



A_AD20 :INTERNAL CLK GEN ENABLE
 Default : 1
 0: EXTERNAL CLOCK GENERATOR
 1: INTERNAL CLOCK GENERATOR



A_AD19 :MEMORY IO VOLTAGE SELECTION
 Default : 1
 0: 1.8V
 1: 2.5V



A_AD18 :ENABLE PHASE CALIBRATION
 Default : 0
 0: DISABLE
 1: ENABLE




PAR :EXTENDED DEBUG MODE
 Default : 1
 0: DEBUG MODE
 1: NORMAL OPERATION


緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
NB STRAPPING		
Size	Document Number	Rev
A3	YUHINA2&3	-2
Date: Thursday, April 08, 2004	Sheet 10 of 46	




REVERSE TYPE



8,12 M_DATA_R[63..0]




NORMAL TYPE



Title		DDR Socket	
Size	Document Number	YUHINA2&3	
Custom			
Date	Thursday, April 08, 2004	Sheet	11 of 46

CRT I/F & CONNECTOR




Layout Note:


- * Must be a ground return path between this ground and the ground on the VGA connector.
- * 37.4_1% resistors must be placed at the same place as the RGB 75 Ohm pull-down resistors.

Pi-filter & 75 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


RDDP 1.0



Hsync & Vsync level shift



DDC_CLK & DATA level shift



緯創資通

Wistron Corporation


21F, 98, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size	Document Number	Rev
A3	YUHINA2&3	-2
Date: Thursday, April 08, 2004 Sheet 13 of 46		

LCD / INVERTER INTERFACE

TOP VIEW


INV CONN



LCD CONN

TOP VIEW

LCD CONN



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title LCD/Inverter Connector		
Size Custom	Document Number YUHINA2&3	Rev -2
Date Thursday, April 08, 2004	Sheet 14	of 46


SB




```




6 AGP_AD[0..31]
6 AGP_ST[0..2]
6 AGP_C/BE#[0..3]
6 AGP_SBA[0..7]

```
















```
3D3V_S5: 340uA
2D5V_S5: 6D8mA
3D3V_S3: 156mA
2D5V_S3: 48mA
3D3V_S0: 40mA
2D5_S0: 302mA
5V_S0: 70uA
VCC_CORE_S0: 100mA
```




SB


G768D thermal sensor & Fan controller




SECOND FAN VCC



HDD Connector




CD-ROM CONN




CHECK PIDE/SIDE DIAG# PIN


FDD Connector





USB PORT







-2




MDC/BT




緯創資通		Wistron Corporation 21F, 98, Sec. 1, Hsin Tai Wu Rd., Hsichieh, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB and MDC/BT IF and LAN			
Size A3	Document Number	Rev	
YUHINA2&3		-2	
Date: Thursday, April 08, 2004		Sheet 22 of 46	



At RTL8100C (10/100)
application, AVDDL is
3.3V.



LAN Connector





1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

DOC_TIP, DOC_RING, TIP, RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

Green LED---Speed100:0 N/Speed10:OFF
Yellow LED---Link:ON , TX/RX:Flash



Mini PCI










 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARDBUS T11520			
Size A3	Document Number	YUHINA2&3	Rev -2
Date: Thursday, April 08, 2004	Sheet	26 of	46

A_CC/BE#[3..0] 26
 B_CC/BE#[3..0] 26
 A_CAD[31..0] 26
 B_CAD[31..0] 26







Upper = Slot0 / Signal A = Conn B
 Lower = Slot1 / Signal B = Conn A






PRINTER PORT









1



L4# circuit




 Wistron Corporation 21F, 8th Sec. 1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
POWER ON CIRCUIT	
Size A3	Document Number YUHINA2&3
Date: Thursday, April 08, 2004	Sheet 35 of 46 Rev -2



CT = 47pF/3 00KHZ
2D5V_S5: 12.6Amax , OCP > 16.3A
1D8V_S0: 0.837Amax , OCP >1A

CT = 47pF/300KHz
2D5V_S5: 12.6Amax , OCP > 16.3A
1D8V_S0: 0.837Amax , OCP >1A




TI TPS51020 for 5V and 3D3V


SSTRT2 & SSTRT1 = 1M ohm / 270KHz

5V_S0 : 8.625Amax , OCP > 11.2A

3D3V_S5 : 5.452Amax , OCP >7.6A






for Desktop CPU




V1D5	V1D4	V1D3	V1D2	V1D1	V1D0	V0AC
	0	1	1	1	1	1.4875
	0	1	1	1	0	1.5000
	0	1	1	1	0	1.5125
	0	1	1	0	1	1.5250
	0	1	1	0	1	1.5375
	0	1	1	0	0	1.5500
	0	1	1	0	0	1.5625
	0	1	0	1	1	1.5750
	0	1	0	1	1	1.5875
	0	1	0	1	0	1.6000


CPU_Vcore IMVP5_FMB1(2/2)



PLACE IN THE BACK OF CPU, ESR < (TBD)mOhm,




PANASONIC/ 33002V 7.3*4.3*1.9
ESR=9mohm / reipple current
=3A





LS Rds-on
=9.5mOhm(max)(per-pi ece)

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR






LAN Power




Run Power

















Suspend Power

Support standby wakeup LAN only



33 KROW8
33 KROW7
33 KROW6
33 KROW5
33 KROW4
33 KROW3
33 KROW2
33 KROW1
33 KCOL16
33 KCOL15
33 KCOL14
33 KCOL13

33 KCOL12
33 KCOL11
33 KCOL10
33 KCOL9
33 KCOL8
33 KCOL7
33 KCOL6
33 KCOL5
33 KCOL4
33 KCOL3
33 KCOL2
33 KCOL1



緯創資通



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI	
Size	Document Number	YUHINA2&3	
Custom		Rev	
Date: Thursday, April 08, 2004		Sheet	45 of 46

NO USE LOGIC

SB



SPARE GATES

